Skip to content
  • Home
  • MIP Systems
    • MIP | Plasma Decapsulation
    • MIP+ | Plasma Die-Level Etching
  • Solutions
    • IC decapsulation
  • Applications
  • Publications
  • About us
    • About us
    • News
    • Events
  • Home
  • MIP Systems
    • MIP | Plasma Decapsulation
    • MIP+ | Plasma Die-Level Etching
  • Solutions
    • IC decapsulation
  • Applications
  • Publications
  • About us
    • About us
    • News
    • Events
GET IN TOUCH

Removal of Highly Doped Silicon for Backside Fault Isolation with Fluorine-Based Etches

Metallic bridge GaN on Si after MIP etch

GlobalFoundries, ISTFA 2024, GaN, Migration & Bridging.

FA Challenges and Case Study Exploration of Multidie Fan-Out Wafer Level Packages

RDL within the MIP decapsulation cycle

AMD, ISTFA 2024, RDL, 2.5D, 3D, Chiplet.

Advanced Package Sample Preparation Leveraging Precision CNC-Based Milling and Selective Microwave Induced Plasma Etching

NVIDIA, ISTFA 2024, 2.5D, 3D, μbump.

Optimizations and Case Studies—Decapsulation of Hardened Epoxy SiC MOSFETs and Diodes via JIACO Microwave Induced Plasma Etching

Passivation crack SiC High Tg Mold compound after MIP decap

Microchip Technologies, ISTFA 2024, High Tg Mold Compound, Passivation & Die Crack, SiC, Reliability Test.

Improving the Wire Bond Pull Test and FA for Copper Wired Components

Eurofins Maser, AEC Workshop 2024, Cu Bond Wire, AEC Q100 & Q006 Qualification, Reliability Test.

Delft, The Netherlands
+31 625 261 648

[email protected]

MIP

MIP+

IC Decapsulation

Applications

Publications

About us

News

Job openings

Contact

Privacy declaration